



**N-Channel Enhancement Mode Field Effect Transistor****FEATURES**

- 100V, 81A,  $R_{DS(ON)} = 7.7\text{m}\Omega$  @ $V_{GS} = 10\text{V}$ .  
 $R_{DS(ON)} = 10\text{m}\Omega$  @ $V_{GS} = 4.5\text{V}$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- RoHS compliant.
- Surface mount Package.



P-PAK 5X6

**ABSOLUTE MAXIMUM RATINGS**  $T_A = 25^\circ\text{C}$  unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D @ R_{QJA}$	22	A
Drain Current-Continuous	$I_D @ R_{QJC}$	81	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM} @ R_{QJA}$	88	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM} @ R_{QJC}$	324	A
Maximum Power Dissipation	$P_D$	100	W
Single Pulsed Avalanche Energy <sup>e</sup>	$E_{AS}$	80	mJ
Single Pulsed Avalanche Current <sup>e</sup>	$I_{AS}$	40	A
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 175	$^\circ\text{C}$

**Thermal Characteristics**

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{QJC}$	1.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient <sup>b</sup>	$R_{QJA}$	20	$^\circ\text{C}/\text{W}$




CEZ07R10L

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$  unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	100			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>c</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$		6.4	7.7	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_D = 10\text{A}$		7.4	10	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>d</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 50\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		3350		pF
Output Capacitance	$C_{\text{oss}}$			270		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			15		pF
<b>Switching Characteristics<sup>d</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 50\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 6\Omega$		18		ns
Turn-On Rise Time	$t_r$			6		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			57		ns
Turn-Off Fall Time	$t_f$			17		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 50\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 4.5\text{V}$		23		nC
Gate-Source Charge	$Q_{\text{gs}}$			7		nC
Gate-Drain Charge	$Q_{\text{gd}}$			10		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_S$				79	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 20\text{A}$			1.2	V

**Notes :**


- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Surface Mounted on FR4 Board,  $t \leq 10 \text{ sec.}$
- c.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- d.Guaranteed by design, not subject to production testing.
- e.L = 0.1mH,  $I_{AS} = 40\text{A}$ ,  $V_{DD} = 50\text{V}$ ,  $R_G = 25\Omega$ , Starting  $T_J = 25^\circ\text{C}$




**Figure 1. Output Characteristics**



**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**




**Figure 4. On-Resistance Variation with Temperature**




**Figure 5. Gate Threshold Variation with Temperature**




**Figure 6. Body Diode Forward Voltage Variation with Source Current**




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**



**Figure 9. Breakdown Voltage Variation VS Temperature**



**Figure 10. Switching Test Circuit**



**Figure 11. Switching Waveforms**




Figure 12. Normalized Thermal Transient Impedance Curve